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can be performed outside pixel lowering at maximum the number of transistors integrated per pixel. In this chapter the multisampling time-domain CMOS imager is described.
Principle of operation
Most of CMOS imagers operate in voltage domain. However, one disadvantage of this operation mode is that the dynamic range small (<60dB). In this operation mode, the photodiode is charge reversely to V dd voltage by controlling a reset transistor as shown in Fig. . This operation is called reset. After the reset time, the reset transistor "open" and the photodiode, in high impedance, starts to discharged. The period of discharge is called integration time. After certain integration time the photodiode´s voltage is sampled and digitalized. 
where V pd is the photodiode voltage, V reset is the initial reverse voltage, S is the sensitivity, L I is the light intensity and t is time. Time-domain CMOS imagers were proposed as a technique to obtain a CMOS imager with high dynamic range. Time-domain operation is based on fall time of photodiode voltage. The photodiode voltage is compared to a reference constant voltage and the fall time is measured from integration time beginning to the instant of comparison as shown in Fig. 2a . Each fall time is related to a different light intensity. Fig. 2b shows typical pixel architecture of time-domain imagers. A comparator and a counter are integrated per pixel. The counter starts the count in the beginning of integration time. The comparator output signal goes high in the comparison instant stopping the counting. Assuming that the photodiode voltage decrease linearly, the instant of comparison or comparison time is given by
where V reset is the initial photodiode voltage, V ref is the reference constant voltage, S is the sensitivity and L I is the light intensity.
In time-domain the dynamic range is given by (3), operation with high dynamic range (>100dB) requires long maximum integration time (t dmax ) leading to low frame rates. In order to reduce the maximum time it has been proposed to vary the reference voltage, usually as a ramp voltage ( Fig. 3 ). As one can see in Fig. 3 the comparison time is reduced when the reference voltage is varied as a ramp.
Fig. 3. Time-domain imager main signals using ramp reference
For ramp voltage reference the discharge time is given by 
Counter www.intechopen.com In this case the dynamic range is given by
In this case the dynamic range for N=8 is 48.16dB, for N=10 is 60 dB and for N=12 is 72dB. As one can see, in order to achieve high dynamic range (100dB) is needed more than 16 bits. Therefore, the high number of the bits required by this approach is a disadvantage. However, the sampling can be non linear as shown in Fig. 6 . The interval time can be varied logarithmic ( Fig. 6a ) or a combination of linear and log (Fig. 6b ). The number of bits required can be reduced applying non-linear sampling intervals. 
The D flip-flops of the pixels on each row are connected together to form a shift register on line. The shift register for serial line allows you to read outside of the comparison results by means of shifting the data using the clock signal (clk_sr) of the shift register. Fig. 8 shows the block diagram of the system architecture proposed for an imaging system in which the sampling results and subsequently its encoding is performed externally. The data from the shift registers are provided in the input multiplexer whose number of output bits is PO.
The discharge time of the voltage signal from the photodetector is associated with the first moment of the comparison sample (T s ) at which the comparison result is positive (Q = 1). Offering only a memory 1bit per pixel, the array reading should be performed after each sample without exceeding the time interval between samples ( T s ). Whereas the operating frequency of the multiplexer (1/T mux ) is greater than the operating frequency of shift registers, the total time for reading the array (T m ) can be defining as:
where n L xn C is the dimension of the array of pixels, PO is the number of bits in the output of the multiplexer, T clk_cmp is the time to compare and t mux is the period of operation of the multiplexer.
Fig. 8. Array block diagram
The total read time of the matrix (T m ) must be less than the intervals between samples ( T s ). The dimensions of the matrix and the operation speed of the circuit determine the array time reading. Thus, the limit of operation of the system depends on the size of the array, the speed of circuit operation, the number of bits that determines the time interval between samples (number of bits of the image) and the number of bits read in parallel at the output multiplexer. Assuming that sampling is performed at regular intervals, the interval between samples will be T int /2 N where T int is the maximum integration time and N is the number of bits of the image. Fig. 9 shows the total time given by equation (6) depending on the size of a square matrix DXD for different number of output PO, considering typical times of 100ns to 5ns and operating times of the comparator (T clk_cmp ) and multiplexer (t mux ) respectively. Fig. 9 also shows the intervals between sampling ( T s ) for 8-bit image and 10bits. It can be seen in Fig. 9 the maximum dimensions of the matrix in which to operate within the limit T m < T s .
Fig. 9. Time Reading
Assuming operation rate of 30 frames/second or a total time of integration (T int ) of 33.33 ms, the interval between samples of linear  Ts = T int /2 N is approximately 130  s for 8 bit images and 32  s for 10bits images. Note that once defined the technology and dimensions of the array of pixels, the choice of the number of output bits (DB) has a fundamental role in limiting the maximum frame rate. The CMOS imaging system proposed could be constructed with VGA resolution (580x640) capturing images of 10 bits considering output of 16bit. However in order to achieve dynamic range higher than 90dB it is need operates with images of 16bits or higher. Fig. 10 shows the comparator topology. The comparator is a typical clocked comparator composed by a low gain first stage followed by a decision circuit as a second stage. The clocked comparator make possible to sample the comparison result at sampling instant. There are two stages of operation, the track and latch phases. In track stage, the switch M13 is closed and the output has low gain. The role circuit operates as a differential gain stage. Fig. 11 shows simulations results of the output voltage (drain of M09 and M10) as a differential voltage is applied to input. As one can see, the resolution is about 2mV and the maximum differential output voltage is about 0.6V. Simulations were performed using model of 0 After the track stage, the M13 operating as switch is opened beginning the latch stage. In latch stage M9 and M10 are disconnected and M7, M8, M11 and M12 compose a latch circuit. The initial differential voltage (0,6V on Fig. 11 ) is then amplified by latch circuit to logic voltage levels. Two inverters were used at output to ensure logic levels even during track stage. 7(a) , 10 and 12). The prototype presented in (Campos, 2008) shows only 16% of fill-factor. However, it is possible to implement other pixel architecture using the multisampling in time-domain technique in order to reduce the number of transistor integrated per pixel and to increase the fill-factor. T h e p i x e l a r c h i t e c t u r e s h o w e d i n F i g . 1 4 i s p r o p o s e d h e r e a s a n a l t e r n a t i v e t o p i x e l architecture showed previously proposed in (Campos, 2008) . The pixel is the typical 3T architecture. It is composed by a buffer (source follower) between the photodetector and the transistor select. The transistor select isolates the pixel from bus column and make possible to select the pixel line that must be read outside matrix. Also, there is a reset transistor. The comparator is integrated per column outside pixel. In this case the fill-factor becomes maximized. 
Fill-factor

Fixed-pattern noise
The fixed pattern noise (FPN) is defined as the non-uniformity resulting from the image signal variation from pixel to pixel when a beam of light intensity is applied uniformly. The FPN in CMOS imaging systems is a major disadvantage compared to CCDs. Two major sources contribute to FPN in CMOS imaging systems in time domain: (i) the variation of initial voltage (V reset ) and (ii) the variation of the offset voltage of the comparator. Pixels in which the reset transistor is NMOS type, the maximum initial voltage is V dd -V thn . Different values of the threshold voltage cause different initial voltage (reset voltage) from pixel to pixel introducing non-uniformity at image. The conventional method to eliminate nonuniformity due to the reset transistor is using as reset transistor PMOS type MOSFET which provides maximum initial voltage V dd regardless of the value of the threshold voltage. The offset voltage of the comparator is modeled as a voltage source in series with inputs of the comparator. Considering the offset voltage as a voltage source in series with the reference voltage, the equations of discharge time (2) and (4) can be rewritten as
where t dct and t drp are the time of discharge using a constant reference voltage and a ramp reference voltage respectively. Manipulating equations (7) and (8), we obtain the absolute error in the time of discharge using a constant reference voltage and a ramp respectively as:
According to the equations (9) and (10), the absolute error in the time of discharge varies with the incident light intensity. Manipulating equations (7), (8), (9) and (10), the relative error is given by: 
The results of equations (11) and (12) suggest that it is possible to implement methods of correcting the error introduced by the offset voltage using multiplicative factors. Error introduced by the offset voltage can be graphically interpreted as a steady shift in the t d photoresponse features shown in Fig. 4. Fig. 15 show the relative error given by equation (11) 
Experimental results
This section presents the measurements results reported in (Campos, 2008) . The prototype integrated circuit containing an array of size 32x32 pixels was fabricated in 0.35  m CMOS standard process of C35O Austriamicrosystems. A Xenon lamp type with a peak luminous intensity at 830 nm and an optical filter of 825nm were used to perform the measurements of the discharge time. All measurements were performed using the nominal supply voltage of 3.3 V and bias voltage of the differential pair comparator fixed at 0.7 V. Fig. 16 shows the result of measuring the photoresponse td versus light intensity when the pixel operates with constant reference voltage of 1.5 V. The points in Fig. 16 represent the average discharge time measured for the same light intensity and the continuous curve corresponds to the mean curve fitted. According to the result of curve fitting the photodiode has a sensitivity of 3.4 V-cm 2 /s-W. The measurements showed that the discharge time of darkness is 37segundos. Fig. 17 shows three different photoresponse in time domain resulting from the use of three different ramp reference voltages. Reducing the integration time of the ramp the time discharge time is reduced. By comparing the discharge times (time comparison) using a constant reference voltage and the ramp one can see that there is a reduction in discharge time at lower light intensities when a ramp reference voltage is used. Note that the photoresponse is approximately flat in the range of irradiation below 10 -1 ( W/cm 2 ) (Fig.  17 ). In this region the discharge time becomes almost constant becoming harder to indentify the light intensity. The experimental measure of the normalized spectral response is shown in Fig. 18 . The wide range in which the response will be approximately constant due to the fact that although the junction depth is shallow, low doping concentration of the substrate causes the width of the depletion region extends significantly into the substrate (greater depth ). Documents supplied by the factory also report approximately flat spectral response in most of the visible spectrum. Fig. 19 shows the relationship obtained from SNR measurements as a function of light irradiation. The ratio remains constant SNR value of 54dB in most of the range of irradiation showing good agreement with the theoretical analysis presented in subsection 3.2.5 ( Figure  3 .25). The theoretical results indicate that using the constant reference voltage SNR is constant throughout the range of light irradiation. It is considered that the discrepancy observed in the SNR measured in the upper level of irradiation was due to the process of determining the average using the oscilloscope. At the time of the measurements was not obtained proper adjustment of the oscilloscope to perform the average. A constant feature of the SNR shows very attractive and important when compared to the results reported in the literature so far. The results reported in other studies shows that the SNR varies from 0 to 54dB, where 54 dB is suggested as a maximum. 
Conclusions
Multisampling time-domain CMOS imagers were presented. Sampling can be linear, logarithmic and linear-logarithmic. Pixel architecture is composed only by a comparator and a D flip-flop reducing the total transistors integrated per pixel compared to others approach. Analysis shows that the matrix size limits the total bit number that represents the image. High dynamic range is achieve only for operation in which the image representation is higher or equal to 16 bits. The FPN introduced by voltage offset of comparator presents constant relative error. This constant relative error might be particularly interesting for lower light intensities. 
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